The coupled inductor based Z-source converter produces higher voltage gain with lower number of components count. In this paper, a new two winding mutually coupled inductor based Z-source DC-DC converter is proposed to boost the voltage gain. The proposed converter utilizes reduced number of passive elements count to produce higher voltage gain specially in lower duty cycle range. Moreover, the coupled inductor winding are arranged in auto-transformer fashion to maximize the effective turns ratio. Therefore, minimum number of winding turns are used for realizing the higher gain. The proposed converter draws continuous input current and has common grounding which are attractive features for hybrid electric vehicle powered by renewable sources. Furthermore, the voltage stress across the different components is reduced for the proposed converter. The operation, steady state analysis and comparative analysis is presented for the proposed converter. Finally, an experimental setup of 215 W is designed and tested to show the feasibility of the proposed converter.
I. INTRODUCTION
The development of countries largely influenced several factors particularly the transportation system. Existing transportation system is based on petrochemical product which is intensifying the global warming issues. To avoid this, though there is continual shift from petrochemical based vehicles to hybrid electric vehicle (HEV) in recent years but at relatively slower pace due to limited electric power and infrastructure.
A typical structure for HEV is shown in Fig-1 [1] , [2] which shows that there is electrical power requirement at different places. To meet out the stringent demand of power with an aim to provide clean energy, the renewable energy sources have become quite popular to support the transportation. However, boosting the voltage level is an important aspect specially in PV panel or Fuel cell powered applications [3] - [5] .
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Numerous DC-DC converter topologies had been developed to improve the voltage level [6] , [7] . These topologies are divided into two categories: 1) Those topologies which can be used only for DC-DC power conversion, 2) Rest of them are put in the category of the Z-source topologies. DC-DC topologies are not explored in this paper.
Numerous Z-source topologies are reported to step up the voltage level in last decade [8] . These topologies are particularly important due to single stage power conversion due to which they offer better efficiency than the multistage conversion [9] . Moreover, these topologies offer better flexibility and can be extended for DC-DC conversion, DC-AC conversion and AC-DC conversion. Basic Z-source converter consists of two inductors(L 1 & L 2 ) and two capacitors(C 1 & C 2 ) arranged symmetrically along with a input diode (D 1 ) as shown in Fig-2 [10] .
The discontinuous input current, absence of common grounding, uneven degradation of capacitors and high start up current are the major threat in the conventional Z-source converter. The high start up current specially may damage the semiconductor device. Tang et al rearranges the Z-network and placed it subsequent to the inverter to mitigate the problem of high start up current [11] . Nevertheless, other problems also need attention. Subsequently, Anderson et al reported the quasi Z-source converter [12] where the presence of input inductor eliminates the the high start up current and provides continuous input current.
Nevertheless, the voltage gain provided by Z-source and quasi Z-source topologies is limited to 1/(1 − 2D) [13] . For realizing the higher voltage gain, switched inductor network cell is placed in place of single inductor [14] , [15] . The number of switched inductor cell may be increased to increase the gain depending on the requirement [16] . However, increased number of switched inductor cell reduces the efficiency of the converter drastically [17] . The diode assisted and capacitor assisted network are explored to improve the voltage gain with better efficiency [18] . To further improve the voltage gain of the converter, enhanced boost Z-source employing two Z-source network is reported at the cost of lower efficiency. To improve the efficiency of the enhanced boost Z-source network, an enhanced boost active Z-source converter is developed with single Z-source network. Due to presence of switch in the boosting network, this converter is called as active Z-source converter. The presence of lower number of components in enhanced boost active Z-source converter as compared to enhanced boost Z-source converter improves the efficiency to some extent. Still, the higher number of elements count is the prime concern in these topologies. The passive elements count are reduced by replacing the inductor network with the magnetically coupled inductor to produce higher voltage gain [12] , [19] - [24] . Based on the coupled inductor network, Trans Z-source [25] , tapped inductor Z-source [26] , isolated Z-source [27] etc. are reported which reduces the size, weight and cost of the converter. However, these coupled inductor topologies have discontinuous input current which increases the current stress on the input source. Furthermore, to reduce the current stress on source, various embedded Z-source network [28] had been reported to provide the continuous input current and reduce the voltage stress. However, these network utilizes two voltage source to balance the voltage across the capacitor. Inspired from quasi Z-source converter, various magnetically coupled inductor Z-source converter such as improved improved trans Z-source [29] , isolated quasi Z-source [30] , quasi LCCT Z-source [31] , A-source [32] etc. are reported. These converters are suitable to achieve high voltage gain.
In this paper, a new two winding magnetically coupled inductor network is proposed to provide a higher voltage gain. The proposed converter is modified version of A-source converter as shown in Fig-3 , therefore, the proposed converter is named as improved A-source converter. The improved A-source converter utilizes the lower number of passive elements count along with it provides continuous input current and common grounding. In addition, the improved A-source converter has lower total voltage stress across diodes and capacitors which reduces the size and cost of the converter. The operation, steady-state analysis and experimental validation are provided in this paper. An experimental setup of 215 W is designed and corresponding results are presented.
Rest of the paper is organized as follows: Section II elaborates the principle and steady state analysis of the proposed converter. Section III presents the design guidelines followed by the comparative analysis in section IV. The experimental analysis is discussed in section V. Finally, the paper is concluded in section VI.
II. PROPOSED CONVERTER DESCRIPTION AND ITS OPERATING MODES
The proposed improved A-source converter is shown in Fig-4 . The improved A-source converter consists a two winding coupled inductor with n 1 and n 2 winding turns, a inductor (L), two capacitor (C 1 , C 2 ), three diodes (D 0 , D 1 , D 2 ) and VOLUME 7, 2019 a switch (S 0 ). Similar to the A-source converter, the coupled inductor used in the improved A-source converter has an autotransformer type configuration.
For simplification of analysis of the proposed circuit, the following conditions are assumed:
• The internal resistance of the switches and diodes is ignored. The diodes present in the circuit are assumed to have zero voltage drop. The parasitic capacitances are also ignored.
• All the capacitors present in the circuit are assumed sufficiently large that the capacitors voltage is constant throughout the switching period.
• The equivalent series resistance of all the capacitors is ignored and inductor internal resistance is also assumed zero.
• The coupled inductor is assumed as tightly bounded to have unity coupling coefficient.
A. SHOOT THROUGH STATE
In shoot through state, the switch S 0 is turned ON as shown in the Fig-5 . By turning ON the switch S 0 , the inductor L is charged. The diode D 1 and diode D 2 both are forward biased. The inductor current i L is divided into two path i.e. coupled inductor secondary winding n 2 and capacitor C 1 , which are charged by respective current. The coupled inductor primary winding is charged by the sum of the current through the diode D 2 and capacitor current C 1 . The diode D 0 is reverse biased and capacitor C 0 supplies the current to the load.
B. NON SHOOT THROUGH STATE
The equivalent circuit during non shoot through state is shown in Fig-6 . In this period, the switch S 0 is turned OFF. For diode D 1 , the input voltage is less than the sum of V L1II + V 0 which in turn causes the negative voltage across the diode D 1 . For diode D 2 , the voltage across the capacitor V C1 becomes lower than sum of V L1II + V L1II which results in negative voltage across diode D 2 . Therefore, these diodes are reverse biased during non shoot through period. The inductor L and coupled inductor along with the capacitor C 1 supplies the power to the DC load through diode D 0 .
C. STEADY STATE ANALYSIS
For simplicity, all parasitic resistance due to inductor and capacitor are neglected. The diodes and switch are assumed ideal. The coupled inductor is assumed perfectly tightened to neglect the leakage effect. The steady state waveforms are shown in Fig-7 . Shoot though state: By applying the kirchhoff voltage law (KVL) in Fig-5 , following equations are obtained:
therefore, the voltage across the capacitor C 1 is
Non shoot through state: Similar to shoot through state, using KVL in Fig-6 , following equation is obtained:
Applying the energy conservation law across inductor L, one can write the following equation
Substituting the value of V L from (1) and (7),
solving the above equation, the voltage across coupled inductor primary winding in non shoot through mode is
Furthermore, the energy conservation law across the primary winding of coupled inductor results into
Substituting the value of V L1 from (3) and (10) gives
solving the above equation, the output voltage V 0 is given as
where
The derived voltage gain equation is independent of parasitic present in the circuit which otherwise reduce the voltage gain. The achieved voltage gain for different number of turns is shown in Fig-8 . The capacitor voltage and diode voltage for different number of turns is also presented in Fig-9 and Fig-10 , respectively.
III. DESIGN OF INDUCTANCE AND CAPACITANCE

Inductance Calculation:
The output current for the improved A-source converter is
substituting the value of V 0 , The average inductor current I L is given as
From (10), the voltage across the secondary winding of the coupled inductor is given as
For inductor L, the voltage equation is
From (18) and (19), following equation is obtained (20) For critical inductance, the peak to peak ripple current is
From (17) and (21), I L is
Solving the (19) and (21), the average output current is given as
Therefore, the minimum value of inductance is calculated as
Capacitance Calculation:
The value of capacitance C 1 is dependent on the inductor current which is flowing through during non shoot through period. The current flowing through it is equal to I L . Hence,
substituting the value of I L and rearranging, the capacitance C 1 is calculated as
where r v1 is the voltage ripple in capacitor C 1 . Similarly, the current through the capacitor C 0 is equal to load current I 0 . So, the design equation is
After simplification, the capacitance C 0 is calculated as
where r v0 is the voltage ripple in capacitor C 0 . The voltage stress across the capacitor for the proposed converter is given by Equ-(6) i.e. V C1 = NV in . For other compared topologies the voltage stress across the capacitors is presented in Table-1 . For graphical analysis, the total voltage stress across the capacitors is considered. Therefore, for Quasi LCCT, LCCT and A-source, the total stress is obtained as
The stress is plotted in Fig-11 . The proposed topology has constant voltage stress across capacitor regardless to the voltage gain, however, for other converters, the voltage stress across capacitor is proportional to the voltage gain. Moreover, it is higher than the proposed converter. 
IV. COMPARISON WITH EXISTING TOPOLOGIES
To compare the improved A-source converter, three two winding topologies: quasi LCCT [33] , LCCT [23] and A-source converter [32] are considered which has common features such as continuous input current, common grounding and no start-up current. The comparison parameters are listed in Table- 1. The improved A-source utilizes the lower number of passive elements, therefore, the size of the converter is reduced as compared to other topologies.
The voltage gain of the different converter is listed in Table- 1. The graphs for the voltage gain for all the converters are shown in Fig-12 . The proposed converter has better voltage gain in lower duty cycle which is an important aspect specially when the proposed converter will be extended for inverter applications. Moreover, it has linear characteristics for wide duty variation as shown in Fig-12 which allows the smooth control of improved A-source converter.
For comparison of voltage stress across diodes, it is required to calculate the voltage stress across diode in proposed converter. For diode D 1 : The reverse voltage across the diode is simplifying and substituting the value of D in terms of G, the voltage stress across diode D 1 is
Substituting the values of V L1II
Solving above equation, the voltage across diode D 2 is
So, the total voltage stress across the diodes is
The voltage stress across diode for other converter is presented in Table-1 . These values are shown in Fig-13 . It is obvious that diodes in the proposed converter have lower total voltage stress than other three converters. Finally, the voltage stress across the diode D 0 and switch S 0 is similar in all the topologies and equal to GV in , therefore, it is not plotted in Figures.
For efficiency analysis, the semiconductor devices and passive elements used in hardware are selected. These are: Diodes-ISL9R1560S2, Switch-IRFP4668PbF, Inductor-1 mH, Boost stage capacitor-47 µF, Filter capacitor-100 µF. It is evident from Fig-14 , that except proposed converter all the converters has similar efficiency due to sharing of similar number of components and voltage stress. However, the proposed converter has better efficiency. Therefore, proposed converter has better feature as compared to two winding converters in terms of cost and efficiency. The cost of the proposed converter is compared at G = 10, V in = 40 V. Being the higher voltage stress across diode and capacitors in quasi LCCT, LCCT and A-source, the higher rating diodes and capacitor are used which increase the cost of these converters to $70.79. On the contrary, proposed topology has lower rating elements, therefore, the cost is reduced to $65.50 as tabulated in Table- 1. 
V. EXPERIMENTAL VALIDATION
In order to verify the experimental performance of the improved A-source converter, a hardware prototype is designed based on listed in Table-3 
. A variable DC voltage
source is used which can be varied in the range of 17-50 V and 0-10 A. To generate the PWM, a pulse generator is used operating at 10 kHz. The coupled inductor is wound on high flux core with 30 number of turns in each winding and bifilar winding pattern is used to reduce the leakage inductance. The detail of parameters and semiconductor devices used in the converter is shown in Table-3 .
For 215 watt power rating, the converter is tested for two different duty cycle keeping constant load equal to 70 . At D = 0.4, the coupled inductor current, inductor current, output current and output voltage are shown in Fig-15a and Fig-15b .
The coupled inductor current i L1 has finite value during shoot through and non shoot through period while i L2 is zero during non shoot through period due to reverse biasing of diode D 2 . From inductor current, it is evident that the converter is operating at D = 0.4 in continuous current mode.
The output voltage boosted by a factor of 4.2 rather 5 due to high voltage drop in diode and other parasitics. The converter is further tested at D = 0.5. The results corresponding to this operating point are shown in Fig-16a and Fig-16b . The output voltage achieved at this duty cycle is 4.75 times the input voltage rather 6. Therefore, the effect of parasitic is severe at longer duty cycle due to the occurrence of higher voltage drop. Therefore, it is concluded that to reduce the impact of parasitic on voltage gain, it is necessary to choose the components carefully with lesser internal resistance and lower forward voltage drop.
At last, by varying the input voltage, the converter is tested for four distinct duty cycle keeping output voltage and power constant at 125 V and 215 watt, respectively. These are 0.2, 0.3, 0.4 and 0.5 where the efficiency is found to be 91%, 90%, 88.5% and 87%, respectively as shown in Fig-17 . The efficiency is lower at higher duty cycle due to higher conduction losses due to internal resistance. At fixed duty cycle (0.4), input voltage (30 V ) and output voltage (125 V), the measured efficiency for 230 watt, 215 watt, 200 watt and 175 watt is 88%, 88.5%, 90% and 90.5%, respectively as shown in Fig-18 .
VI. CONCLUSION
An improved version of the A-source converter is proposed in this paper which is suitable for electric vehicle applications. The proposed converter has a higher gain in lower duty cycle with a reduced number of passive elements which reduces the size and cost of the system. The proposed converter has lower voltage stress across diodes and capacitors which eventually reduces the cost of the system. These features make the proposed converter suitable for hybrid electric vehicle. A DC-DC version of the improved A-source converter is validated which can be extended to DC-AC converter and AC-DC converter. The efficiency of the converter is reported at the different duty cycle and maximum efficiency found is 91% at D = 0.2.
